Rammig, Franz Josef: VHDL for simulation, synthesis and formal proofs of hardware / Approaching system level design. . In: VHDL for simulation, synthesis and formal proofs of hardware. Jg.1992, S.259276