Run-time reconfigurable multiprocessors / Madhura Purnaprajna. 2010
Content
Introduction
Architecture
Architectural Models
Architectural Flexibility
Architectural Design Space Exploration
Multi-core Architectures
Initiatives for Customisable Multi-core Processors
The Concept: Run-time Reconfigurable Multiprocessors
Summary
Application
Programmability
Methods of Application Description
Application Description for Parallel Processors
Managing Communication and Synchronisation
Drawbacks of Existing Methods
Architecture-Independent Application Characteristics
Comparing Application-specific Attributes
DSP Applications
Multiplier used in Elliptic Curve Cryptography
Self-organising Maps
Priorities: Computation, Communication, or Synchronisation
Restating Amdahl's Law
Summary
Application to Architectural Mapping
Applications and Architectures: Fixed vs. Alterable
Fixed Applications, Fixed Architecture
Alterable Applications, Fixed Architecture
Fixed Application, Alterable Architectures
Alterable Applications, Alterable Architecture
Application Mapping: Objectives and Methods
Compilation Flow
FPGA Flow
Comparing the two Design Flows
Merging Compilation and Synthesis Design Flows
Considerations for Merging Spatial and Temporal Design Flows
Optimisation Objectives
Cost Function
Adaptive Mapping in Reconfigurable Multiprocessors
Summary
QuadroCore: Architecture
Reconfiguration Design Space
Instruction to Control Reconfiguration
Synchronisation
Communication
MIMD and SIMD operation
Word-length Configurability
Additional Instructions for Co-operative Multiprocessing
Compilation Flow
Time and Power Characteristics
Timing Characteristics
QuadroCore Power Distribution
Time and Power variations in the Reconfiguration Design Space
Instruction-level Power Model
Instruction Life Cycle
Memory Accesses
Register Accesses
ALU Accesses
Multiprocessor Synchronisation
Instruction Set Characterisation
Impact of Compilation Techniques
Implementation and Performance Measurements
Summary
QuadroCore: Applications
Design Flow for Resource Efficiency
Applications Mapped to QuadroCore
Timing Advantage of Reconfiguration
DSP Algorithms
Multiplier used in Elliptic Curve Cryptography
Self-organising Maps
Comparison: Parallelism, Speedup, Energy
Comparable Architectures
Extending the QuadroCore Multiprocessor
Summary
Conclusions and Future Work
Glossary
List of Figures
List of Tables
References
Author's Publications