Content

•  
   List of Figures
•  
   List of Tables
•  
  Introduction
•  
   Motivation and Challenges
•  
   Aim of the Thesis
•  
   Contribution of the Thesis
•  
   Organization of the Work
•  
  Communication Framework for Embedded Systems
•  
  Framework
•  
   Tasks & Media
•  
   System Composition
•  
   Hardware & Software Interfaces
•  
   Modeling Interfaces
•  
   Scenarios for Interface Adaptation
•  
  System Architecture
•  
   The IFS System Architecture Model
•  
   Modeling the IFB Target-Platform
•  
   Hardware Execution Platform
•  
   Software Execution Platform
•  
   The Hardware/Software Interface
•  
   The Role of Reconfiguration
•  
   Summary
•  
  Background & Related Work
•  
   System-Level Design
•  
   Levels of Abstraction
•  
   Y-Chart and P-Chart
•  
   Intellectual Property and IP-Based Design
•  
   Interface-Aware (System-Level) Design Flows
•  
   Interface and IP Descriptions
•  
   Design Flows
•  
   Reconfigurable Systems
•  
   The FPGA -- A Reconfigurable Hardware Platform
•  
   Communication in Reconfigurable Architectures
•  
   How to Avoid the Communication Gap?
•  
   Dedicated Interface Synthesis Approaches
•  
   Interface Synthesis for Communication APIs (SW/SW)
•  
   Systematic Protocol Construction Approaches (HW/HW)
•  
   Protocol Wrapping/Adaptation Approaches (HW/HW)
•  
   Adaptation of Hardware Software Interfaces (HW/SW)
•  
   Summary
•  
   Interface Synthesis Requirements Specification
•  
  Interface Synthesis Methodology
•  
   Interface Synthesis Design Flow
•  
   Modeling Phase
•  
   Synthesis Phase
•  
   Integration Phase
•  
   IFS Modeling Concept
•  
   The Interface Synthesis Format
•  
   Interaction of XML and Java
•  
   UML2.0 and its Interaction with XML and Java
•  
  Concepts of the Interface Block
•  
   IFB Macro-Structure
•  
   IFB Reconfiguration
•  
   The Runtime Reconfigurable IFB (RTR-IFB)
•  
   Formalization of the FPGA-Placement
•  
   Runtime Self-Reconfiguration Using the RCU
•  
   Example: A Multi-Controller Design
•  
   Fail-Safe Behavior
•  
   Basic Concepts of Error Processing
•  
   Integrating Error Processing into an IFB
•  
   Case-Study: Robot Scenario
•  
   Relation to the ISO/OSI Model
•  
   Prototyping of Real-Time Communication
•  
   Summary
•  
  The Detailed Interface Synthesis Design Flow
•  
   Modeling-Phase
•  
   Modeling the UML2.0 Profile
•  
   Tool Coupling of the IFS-Editor with the CASE tool Fujaba
•  
   Model Transformation from UML2.0 to Java
•  
   Synthesis Phase -- Design Step1: IFB Model Synthesis
•  
   Prepare Synthesis Input
•  
   Basic Blocks
•  
   Protocol Matrix and Protocol Packages
•  
   Protocol Frames
•  
   Protocol Synthesis -- Generation of the Protocol State Machines
•  
   IFD-Mapping
•  
   IFD Optimization and Creation of the Protocol Frames
•  
   Assembly of the IFB Model (Intermediate Representation)
•  
   Synthesis Phase -- Design Step2: IFB Code Generation
•  
   Frame Processing
•  
   Adapted Frame Processing Model
•  
   Overview of the Generated VHDL Code Pattern
•  
   The Three levels of IFS Code Generation
•  
   Code Integration Phase
•  
   Extension of the Interface Synthesis Design Flow
•  
   Creation of a Globally Optimized Communication Infrastructure
•  
   Summary
•  
  The Interface Block (IFB)
•  
  IFB Hardware Template
•  
   Protocol Handler
•  
   Sequence Handler
•  
   Control Unit
•  
   Cycle Accurate Analysis of an IFB
•  
  Timing Analysis
•  
   Feasibility Analysis
•  
   Schedulability Analysis
•  
   IFB Optimization
•  
   Data Flow (Latency) Optimization
•  
   Area Optimization
•  
   Summary
•  
  Results
•  
   The IFS Design Environment: IFS-Editor
•  
   Case-Study: Adaptation of RFID to I2C
•  
   Comparison With Other Approaches
•  
  Conclusion and Outlook
•  
   Conclusion
•  
   Outlook
•  
  Extensions to the Interface Synthesis
•  
   Communication Cycles
•  
   Generating Basic Blocks
•  
   Grammar of the IFD-Mapping Language
•  
   VHDL Examples for the Created IFB Target Code
•  
   Template of the Reconfiguration Control Unit
•  
   Validity Period of Control Signals inside Protocol Frames
•  
   Own Previous Work
•  
   Advised Bachelor Thesis and Diploma Thesis
•  
   Bibliography
•  
   List of Abbreviations