Rammig, Franz Josef: VHDL for simulation, synthesis and formal proofs of hardware / Approaching system level design. In: VHDL for simulation, synthesis and formal proofs of hardware. Vol.1992. 2009, page 259-276