de
en
Schliessen
Detailsuche
Bibliotheken
Projekt
Impressum
Datenschutz
Schliessen
Publizieren
Besondere Sammlungen
Digitalisierungsservice
Hilfe
Impressum
Datenschutz
zum Inhalt
Detailsuche
Schnellsuche:
OK
Ergebnisliste
Titel
Titel
Inhalt
Inhalt
Seite
Seite
Im Werk suchen
He, Da: Energy efficient scheduling for hard real-time systems. 2014
Inhalt
Introduction
Motivation
Objectives
Problem Statement
Contributions
Organization of the Dissertation
Background
Real-Time Systems and Scheduling
Run-Time Energy Management Techniques
Dynamic Power Management (DPM)
Dynamic Voltage and Frequency Scaling (DVS)
Interplay of DPM and DVS
DPM and DVS on Multi-Core Processor Platforms
Energy Efficient Real-Time Scheduling
Advanced Configuration & Power Interface
Chapter Summary
System Models and Problem Formulation
Processor Power Model
Single-Core Processor
Multi-Core Processor
Device Power Model
Real-Time Task Model
Problem Formulation
Problem for Single-Core Processor Platforms (RTSC)
Problem for Multi-Core Processor Platforms (RTMC)
Chapter Summary
Guided Search Algorithm based on Simulated Annealing
Introduction
The HSASC Algorithm for RTSC
The HSAMC Algorithm for RTMC
Chapter Summary
Run-Time Behavior Analysis
Introduction
Run-Time Behavior Analysis through Exponential Regression
Quality Estimation
Termination Criterion
Chapter Summary
ES-AS: An Online Approach
Motivation
Overview of ES-AS Approach
ES-AS Approach for RTSC
Exploration Stage
Application Stage
Correctness and Complexity
ES-AS Approach for RTMC
Exploration Stage
Application Stage
Correctness and Complexity
Chapter Summary
Consideration of Non-Negligible DVS State Switching Overhead
Introduction
DVS Overhead Handling for RTSC
Problem Description
Enhanced Schedulability Analysis
DVS Overhead Handling for RTMC
Problem Description
Enhanced Schedulability Analysis
Chapter Summary
Evaluation
Objectives
Synthetic Test Scenarios
Abstract RTOS Simulation Framework
Generation of Synthetic Task Sets
Energy Reduction Efficiency (Static Slack)
Energy Reduction Efficiency (Dynamic Slack)
Run-Time Analysis
Estimation Accuracy
ES-AS Run-Time Overhead
Impact of CP and SIP
Real-Life Case Studies
Single-Core Processor Platform: BeagleBoard
Multi-Core Processor Platform: Intel Core 2 Duo Processor
Chapter Summary
Conclusion and Future Work
Conclusion
Open Issues and Future Work
Appendices
Additional Evaluation Results
Energy Reduction Efficiency (Static Slack)
Energy Reduction Efficiency (Dynamic Slack)
Run-Time Analysis
List of Figures
List of Tables
List of Algorithms
List of Abbreviations
List of Symbols
Bibliography
Die detaillierte Suchanfrage erfordert aktiviertes Javascript.